

#### **General Description**

The MAX941/MAX942/MAX944 are single/dual/quad high-speed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs. Propagation delay is 80ns, while supply current is only 350µA per comparator.

The input common-mode range of the MAX941/ MAX942/MAX944 extends beyond both power-supply rails. The outputs pull to within 0.4V of either supply rail without external pullup circuitry, making these devices ideal for interface with both CMOS and TTL logic. All input and output pins can tolerate a continuous shortcircuit fault condition to either rail.

Internal hysteresis ensures clean output switching, even with slow-moving input signals. The MAX941 features latch enable and device shutdown.

The single MAX941 and dual MAX942 are offered in a tiny µMAX® package. Both the single and dual MAX942 are available in 8-pin DIP and SO packages. The quad MAX944 comes in 14-pin DIP and narrow SO packages.

### **Applications**

3V/5V Systems Battery-Powered Systems Threshold Detectors/Discriminators Line Receivers Zero-Crossing Detectors Sampling Circuits

#### Features

- ♦ Available in µMAX Package for Automotive Applications
- ♦ Optimized for 3V and 5V Applications (Operation Down to 2.7V)
- **♦** Fast, 80ns Propagation Delay (5mV Overdrive)
- ♦ Rail-to-Rail Input Voltage Range
- ♦ Low 350µA Supply Current per Comparator
- ♦ Low, 1mV Offset Voltage
- ♦ Internal Hysteresis for Clean Switching
- ♦ Outputs Swing 200mV of Power Rails
- **♦ CMOS/TTL-Compatible Outputs**
- ♦ Output Latch (MAX941 Only)
- ♦ Shutdown Function (MAX941 Only)


#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE
MAX941CPA	0°C to +70°C	8 Plastic DIP
MAX941CSA	0°C to +70°C	8 SO
MAX941EPA	-40°C to +85°C	8 Plastic DIP
MAX941ESA	-40°C to +85°C	8 SO
MAX941EUA-T	-40°C to +85°C	8 µMAX
MAX941AUA-T	-40°C to +125°C	8 µMAX

Ordering Information continued at end of data sheet.

µMAX is a registered trademark of Maxim Integrated Products, Inc.

### **Pin Configurations**



#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Ranges	8-Pin µMAX (derate 4.1mW/°C above +70°C)330mW
Supply Voltage V+ to GND+6.5V	14-Pin Plastic DIP (derate 10.00mW/°C above +70°C)800mW
Differential Input Voltage0.3V to (V+ + 0.3V)	14-Pin SO (derate 8.33mW/°C above +70°C)667mW
Common-Mode Input Voltage0.3V to (V+ + 0.3V)	Operating Temperature Ranges
$\overline{LATCH}$ Input (MAX941 only)0.3V to (V+ + 0.3V)	MAX94_C0°C to +70°C
SHDN Control Input (MAX941 only)0.3V to (V+ + 0.3V)	MAX94_E40°C to +85°C
Current Into Input Pins±20mA	MAX94_AUA40°C to +125°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	MAX942MSA55°C to +125°C
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C)727mW	Storage Temperature Range65°C to +150°C
8-Pin SO (derate 5.88mW/°C above +70°C)471mW	Lead Temperature (soldering, 10s)+300°C
Oliver to the second the second state of the s	and the state of t

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V+ = 2.7V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$  (Note 14)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Positive Supply Voltage	V+				2.7		5.5	V
Input Voltage Range	VCMR	(Note 1)			-0.2		V+ + 0.2	V
		V <sub>CM</sub> = 0 or V <sub>CM</sub> = V+	T <sub>A</sub> = +25°C	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		1	3	mV
Input-Referred Trip	V <sub>TRIP</sub>			MAX941_UA/MAX942_UA		1	4	
Points	VIRIP	(Note 2)	T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA			4	mV
				MAX941_UA/MAX942_UA			6	
			T <sub>A</sub> = +25°C	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		1	2	mV
Input Offset Voltage	Vos	$V_{CM} = 0 \text{ or}$ $V_{CM} = V_{+}$		MAX941_UA/MAX942_UA		1	3	
input Onset voltage	VOS	(Note 3)	TA = TMIN to TMAX	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA			3	mV
		IO TMAX	to TWAX	MAX941_UA/MAX942_UA			5.5	
Input Bias Current	IB	VIN = VOS,	$V_{CM} = 0$ or	MAX94_C		150	300	nA
input bias Current	ıв	V <sub>CM</sub> = V+ (Note 4)		MAX94_E/A, MAX942MSA		150	400	11/4
Input Offset Current	los	$V_{IN} = V_{OS}$ , $V_{CM} = 0$ or $V_{+}$				10	150	nA
Input Differential Clamp Voltage	VCLAMP	Force 100μA into IN+, IN- = GND, measure V <sub>IN+</sub> - V <sub>IN-</sub> , Figure 3				2.2		V
Common-Mode Rejection Ratio	CMRR			MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		80	300	μV/V
riado			MAX941_UA/MAX942_UA		80	800		
117 7 1 DCBB 1		$2.7V \le V + \le 5.5V$ , $V_{CM} = 0V$		MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		80	300	μV/V
natio		VCM = UV		MAX941_UA/MAX942_UA		80	350	1
Output High Voltage	Voн	ISOURCE = 400µA ISOURCE = 4mA		V+ - 0.4	V+ - 0.2	2	V	
Output riigir voitage	VOH			V+ - 0.4	V+ - 0.3	3		
Output Low Voltage	Vol	I <sub>SINK</sub> = 400μA				0.2	0.4	V
	VOL	I <sub>SINK</sub> = 4mA			0.3	0.4		
Output Leakage Current	ILEAK	(Note 6)	(Note 6)				1	μΑ

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+ = 2.7V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$  (Note 14)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
Supply Current per Comparator	Icc	V+ = 3V	MAX941		380	600	μΑ
			MAX942/MAX944		350	500	
		V+ = 5V	MAX941		430	700	
			MAX942/MAX944		400	600	
		MAX941 only, shutdown mode (V+ = 3V)			12	60	
Power Dissipation per	PD	(Note 7)	MAX941		1.0	4.2	mW
Comparator	l LD	(Note 7)	MAX942/MAX944		1.0	3.6	
Propagation Dolay	t <sub>PD+</sub> ,	(NI=+= O)	MAX94_C		80	150	
Propagation Delay	t <sub>PD</sub> -	(Note 8)	MAX94_E/A, MAX942MSA		80	200	ns
Differential Propagation Delay	dt <sub>PD</sub>	(Note 9)			10		ns
Propagation Delay Skew		(Note 10)			10		ns
Logic Input Voltage High	VIH	(Note 11)		$\frac{V+}{2} + 0.4$	<del>V+</del> 2		V
Logic Input Voltage Low	VIL	(Note 11)			<del>V+</del> 2	<del>V+</del> - 0.4	V
Logic Input Current	I <sub>IL</sub> , I <sub>IH</sub>	V <sub>LOGIC</sub> = 0 or V+ (Note 11)			2	10	μΑ
Data-to-Latch Setup Time	ts	(Note 12)			20		ns
Latch-to-Data Hold Time	tH	(Note 12)			30		ns
Latch Pulse Width	t <sub>LPW</sub>	MAX941 only			50		ns
Latch Propagation Delay	t <sub>LPD</sub>	MAX941 only			70		ns
Shutdown Time		(Note 13)			3		μs
Shutdown Disable Time		(Note 13)			10		μs

- **Note 1:** Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V beyond either supply rail) without damage or false output inversion.
- **Note 2:** The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone (see Figure 1).
- Note 3: Vos is defined as the center of the input-referred hysteresis zone (see Figure 1).
- **Note 4:** The polarity of I<sub>B</sub> reverses direction as V<sub>CM</sub> approaches either supply rail. See *Typical Operating Characteristics* for more detail.
- Note 5: Specified over the full common-mode range (V<sub>CMR</sub>).
- **Note 6:** Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for Vout driven to any voltage from V+ to GND.
- **Note 7:** Typical power dissipation specified with  $V_{+} = 3V$ ; maximum with  $V_{+} = 5.5V$ .
- Note 8: Parameter is guaranteed by design and specified with V<sub>OD</sub> = 5mV and C<sub>LOAD</sub> = 15pF in parallel with 400μA of sink or source current. V<sub>OS</sub> is added to the overdrive voltage for low values of overdrive (see Figure 2).
- Note 9: Specified between any two channels in the MAX942/MAX944.
- **Note 10:** Specified as the difference between t<sub>PD+</sub> and t<sub>PD-</sub> for any one comparator.
- **Note 11:** Applies to the MAX941 only for both SHDN and LATCH pins.
- Note 12: Applies to the MAX941 only. Comparator is active with LATCH pin driven high and is latched with LATCH pin driven low (see Figure 2).
- Note 13: Applicable to the MAX941 only. Comparator is active with SHDN pin driven high and is in shutdown with SHDN pin driven low. Shutdown disable time is the delay when SHDN is driven high to the time the output is valid.
- **Note 14:** The MAX941\_UA and MAX942\_UA are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.




Figure 1. Input and Output Waveform, Noninverting Input Varied

### **Detailed Description**

The MAX941/MAX942/MAX944 single-supply comparators feature internal hysteresis, high speed, and low power. Their outputs are guaranteed to pull within 0.4V of either supply rail without external pullup or pulldown circuitry. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment. The MAX941/MAX942/MAX944 interface directly to CMOS and TTL logic.

#### Timina

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the MAX941/MAX942/MAX944 have internal hysteresis.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where

oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The MAX941/MAX942/MAX944's fixed internal hysteresis eliminates these resistors and the equations needed to determine appropriate values.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.

The MAX941 includes an internal latch that allows storage of comparison results. The  $\overline{\text{LATCH}}$  pin has a high input impedance. If  $\overline{\text{LATCH}}$  is high, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is stored when  $\overline{\text{LATCH}}$  is pulled low. All timing constraints must be met when using the latch function (Figure 2).

#### **Shutdown Mode (MAX941 Only)**

The MAX941 shuts down when SHDN is low. When shut down, the supply current drops to less than 60µA, and the three-state output becomes high impedance. The SHDN pin has a high input impedance. Connect SHDN to V+ for normal operation. Exit shutdown with LATCH high; otherwise, the output will be indeterminate.

#### Input Stage Circuitry

The MAX941/MAX942/MAX944 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two back-to-back diodes between IN+ and IN- as well as two 4.1k $\Omega$  resistors (Figure 3). The diodes limit the differential voltage applied to the internal circuitry of the comparators to be no more than 2V<sub>F</sub>, where V<sub>F</sub> is the forward voltage drop of the diode (about 0.7V at +25°C).

For a large differential input voltage (exceeding 2V<sub>F</sub>), this protection circuitry increases the input bias current at IN+ (source) and IN- (sink).


Input Current = 
$$\frac{(IN + - IN -) - 2V_F}{2 \times 4.1 \text{k}\Omega}$$

Input current with large differential input voltages should not be confused with input bias current (IB). As long as the differential input voltage is less than 2VF, this input current is equal to IB. The protection circuitry also allows for the input common-mode range of the MAX941/MAX942/MAX944 to extend beyond both power-supply rails. The output is in the correct logic state if one or both inputs are within the common-mode range.

### \_Ordering Information (continued)

		-	_	-
Chi	p In	tori	mati	ion

PROCESS: BiPOLAR



### **Package Information**

(For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.)

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 μMAX	U8-1	<u>21-0036</u>
8 Plastic DIP	P8-1	<u>21-0043</u>
8 SO	S8-2	<u>21-0041</u>
14 Plastic DIP	P14-3	<u>21-0043</u>
14 SO	S14-1	<u>21-0041</u>

