

# LP3961/LP3964 800mA Fast Ultra Low Dropout Linear Regulators General Description Features

The LP3961/LP3964 series of fast ultra low-dropout linear regulators operate from a +2.5V to +7.0V input supply. Wide range of preset output voltage options are available. These ultra low dropout linear regulators respond very fast to step changes in load which makes them suitable for low voltage microprocessor applications. The LP3961/LP3964 are developed on a CMOS process which allows low quiescent current operation independent of output load current. This CMOS process also allows the LP3961/LP3964 to operate under extremely low dropout conditions.

**Dropout Voltage:** Ultra low dropout voltage; typically 24mV at 80mA load current and 240mV at 800mA load current.

Ground Pin Current: Typically 4mA at 800mA load current.

**Shutdown Mode:** Typically  $15\mu A$  quiescent current when the shutdown pin is pulled low.

**Error Flag:** Error flag goes low when the output voltage drops 10% below nominal value (for LP3961).

**SENSE:** Sense pin improves regulation at remote loads. (For LP3964)

**Precision Output Voltage:** Multiple output voltage options are available ranging from 1.2V to 5.0V and adjustable (LP3964), with a guaranteed accuracy of  $\pm 1.5\%$  at room temperature, and  $\pm 3.0\%$  over all conditions (varying line, load, and temperature).

- Ultra low dropout voltage
- Low ground pin current
- Load regulation of 0.02%
- 15µA quiescent current in shutdown mode
- Guaranteed output current of 0.8A DC
- Available in SOT-223,TO-263 and TO-220 packages
- Output voltage accuracy ± 1.5%
- Error flag indicates output status (LP3961)
- Sense option improves better load regulation (LP3964)
- Extremely low output capacitor requirements
- Overtemperature/overcurrent protection
- –40°C to +125°C junction temperature range

### **Applications**

- Microprocessor power supplies
- GTL, GTL+, BTL, and SSTL bus terminators
- Power supplies for DSPs
- SCSI terminator
- Post regulators
  - High efficiency linear regulators
  - Battery chargers
  - Other battery powered applications

## **Typical Application Circuits**



10112901

\*SD and ERROR pins must be pulled high through a 10k pull-up resistor. Connect the ERROR pin to ground if this function is not used. See applications section for more information.

\*\* See Application Hints.

# Ordering Information (Continued)

#### TABLE 1. Package Marking and Ordering Information

Output		Description	Package		
Voltage	Order Number	(Current, Option)	Туре	Package Marking	Supplied As:
5.0	LP3961EMP-5.0	800mA, Error Flag	SOT223-5	LBSB	1000 units on Tape and Reel
5.0	LP3961EMPX-5.0	800mA, Error Flag	SOT223-5	LBSB	2000 units on Tape and Reel
3.3	LP3961EMP-3.3	800mA, Error Flag	SOT223-5	LAZB	1000 units on Tape and Reel
3.3	LP3961EMPX-3.3	800mA, Error Flag	SOT223-5	LAZB	2000 units on Tape and Reel
2.5	LP3961EMP-2.5	800mA, Error Flag	SOT223-5	LBBB	1000 units on Tape and Reel
2.5	LP3961EMPX-2.5	800mA, Error Flag	SOT223-5	LBBB	2000 units on Tape and Reel
1.8	LP3961EMP-1.8	800mA, Error Flag	SOT223-5	LBAB	1000 units on Tape and Reel
1.8	LP3961EMPX-1.8	800mA, Error Flag	SOT223-5	LBAB	2000 units on Tape and Reel
5.0	LP3964EMP-5.0	800mA, SENSE	SOT223-5	LBUB	1000 units on Tape and Reel
5.0	LP3964EMPX-5.0	800mA, SENSE	SOT223-5	LBUB	2000 units on Tape and Reel
3.3	LP3964EMP-3.3	800mA, SENSE	SOT223-5	LBJB	1000 units on Tape and Reel
3.3	LP3964EMPX-3.3	800mA, SENSE	SOT223-5	LBJB	2000 units on Tape and Reel
2.5	LP3964EMP-2.5	800mA, SENSE	SOT223-5	LBHB	1000 units on Tape and Reel
2.5	LP3964EMPX-2.5	800mA, SENSE	SOT223-5	LBHB	2000 units on Tape and Reel
1.8	LP3964EMP-1.8	800mA, SENSE	SOT223-5	LBFB	1000 units on Tape and Reel
1.8	LP3964EMPX-1.8	800mA, SENSE	SOT223-5	LBFB	2000 units on Tape and Reel
ADJ	LP3964EMP-ADJ	800mA, ADJ	SOT223-5	LBPB	1000 units on Tape and Reel
ADJ	LP3964EMPX-ADJ	800mA, ADJ	SOT223-5	LBPB	2000 units on Tape and Reel
5.0	LP3961ES-5.0	800mA, Error Flag	TO263-5	LP3961ES-5.0	Rail
5.0	LP3961ESX-5.0	800mA, Error Flag	TO263-5	LP3961ESX-5.0	Tape and Reel
3.3	LP3961ES-3.3	800mA, Error Flag	TO263-5	LP3961ES-3.3	Rail
3.3	LP3961ESX-3.3	800mA, Error Flag	TO263-5	LP3961ES-3.3	Tape and Reel
2.5	LP3961ES-2.5	800mA, Error Flag	TO263-5	LP3961ES-2.5	Rail
2.5	LP3961ESX-2.5	800mA, Error Flag	TO263-5	LP3961ES-2.5	Tape and Reel
1.8	LP3961ES-1.8	800mA, Error Flag	TO263-5	LP3961ES-1.8	Rail
1.8	LP3961ESX-1.8	800mA, Error Flag	TO263-5	LP3961ES-1.8	Tape and Reel
5.0	LP3964ES-5.0	800mA, SENSE	TO263-5	LP3964ES-5.0	Rail
5.0	LP3964ESX-5.0	800mA, SENSE	TO263-5	LP3964ES-5.0	Tape and Reel
3.3	LP3964ES-3.3	800mA, SENSE	TO263-5	LP3964ES-3.3	Rail
3.3	LP3964ESX-3.3	800mA, SENSE	TO263-5	LP3964ES-3.3	Tape and Reel
2.5	LP3964ES-2.5	800mA, SENSE	TO263-5	LP3964ES-2.5	Rail
	1			-1	1

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Lead Temperature	
(Soldering, 5 sec.)	260°C
ESD Rating (Note 3)	2 kV
Power Dissipation (Note 2)	Internally Limited
Input Supply Voltage (Survival)	-0.3V to +7.5V
Shutdown Input Voltage	
(Survival)	–0.3V to $V_{IN}$ +0.3V
Output Voltage (Survival), (Note	
6), (Note 7)	-0.3V to +7.5V

I<br/>OUT (Survival)Short Circuit ProtectedMaximum Voltage for ERRORVPinVMaximum Voltage for SENSE PinVVOUT+0.3V

## **Operating Ratings**

2.5V to 7.0V
–0.3V to $V_{IN}$ +0.3V
0.8A
–40°C to +125°C

### Electrical Characteristics LP3961/LP3964

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the **full operating temperature range**. Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1$ V,  $I_L = 10$  mA,  $C_{OUT} = 33\mu$ F,  $V_{SD} = V_{IN}$ -0.3V.

Symbol	Parameter	Conditions	Тур	LP3961/4 (Note 5)		Units
			(Note 4)	Min	Мах	
Vo	Output Voltage Tolerance (Note 8)	$10 \text{ mA} \le I_L \le 800 \text{mA}$ $V_{OUT} + 1 \le V_{IN} \le 7.0 \text{V}$	0	-1.5 <b>-3.0</b>	+1.5 <b>+3.0</b>	%
$V_{ADJ}$	Adjust Pin Voltage (ADJ version)	$\begin{array}{c} 10 \text{ mA} \leq \text{I}_{\text{L}} \leq 800\text{mA} \\ \text{V}_{\text{OUT}} + 1.5\text{V} \leq \text{V}_{\text{IN}} \leq 7.0\text{V} \end{array}$	1.216	1.198 <b>1.180</b>	1.234 <b>1.253</b>	V
$\Delta V_{OL}$	Output Voltage Line Regulation (Note 8)	V <sub>OUT</sub> +1V <v<sub>IN&lt;7.0V</v<sub>	0.02 <b>0.06</b>			%
$\Delta V_{O} / \Delta I_{OUT}$	Output Voltage Load Regulation (Note 8)	10 mA < I <sub>L</sub> < 800 mA	0.02 <b>0.08</b>			%
V <sub>IN</sub> - V <sub>OUT</sub>	Dropout Voltage (Note 10)	I <sub>L</sub> = 80 mA	24		30 <b>35</b>	- mV
		I <sub>L</sub> = 800 mA	240		300 <b>350</b>	
1	Ground Pin Current In Normal Operation Mode	I <sub>L</sub> = 80 mA	3		9 <b>10</b>	mA
<sup>I</sup> GND		I <sub>L</sub> = 800 mA	4		14 <b>15</b>	
I <sub>GND</sub>	Ground Pin Current In Shutdown Mode (Note 11)	$V_{SD} \leq 0.2V$	15		25 <b>75</b>	μA
I <sub>O(PK)</sub>	Peak Output Current	(Note 2)	1.5	1.2 <b>1.1</b>		A
SHORT CIRC	CUIT PROTECTION					
I <sub>sc</sub>	Short Circuit Current		2.8			А
OVER TEMP	ERATURE PROTECTION					
Tsh(t)	Shutdown Threshold		165			°C
Tsh(h)	Thermal Shutdown Hysteresis		10			°C
SHUTDOWN	INPUT		i			
V <sub>SDT</sub>	Shutdown Threshold	Output = High Output = Low	V <sub>IN</sub> 0	V <sub>IN</sub> -0.3	0.2	v

# Electrical Characteristics

LP3961/LP3964 (Continued)

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the **full operating temperature range**. Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1$ V,  $I_L = 10$  mA,  $C_{OUT} = 33\mu$ F,  $V_{SD} = V_{IN}$ -0.3V.

Symbol	Parameter	Conditions	Тур	LP3961/4 (Note 5)		Units	
			(Note 4)	Min	Max	1	
T <sub>dOFF</sub>	Turn-off delay	I <sub>L</sub> = 800 mA	20			μs	
T <sub>dON</sub>	Turn-on delay	I <sub>L</sub> = 800 mA	25			μs	
I <sub>SD</sub>	SD Input Current	V <sub>SD</sub> = V <sub>IN</sub>	1			nA	
ERROR FLA	G COMPARATOR	•	•				
V <sub>T</sub>	Threshold	(Note 9)	10	5	16	%	
V <sub>TH</sub>	Threshold Hysteresis	(Note 9)	5	2	8	%	
V <sub>EF(Sat)</sub>	Error Flag Saturation	I <sub>sink</sub> = 100μA	0.02		0.1	V	
Td	Flag Reset Delay		1			μs	
l <sub>lk</sub>	Error Flag Pin Leakage		1			nA	
I <sub>max</sub>	Error Flag Pin Sink Current	V <sub>Error</sub> = <b>0.5V</b> (over temp.)	1			mA	
AC PARAME	TERS	•					
DOD	Pipple Paiestion	$V_{IN} = V_{OUT} + 1.5V$ $C_{OUT} = 100 \mu F$ $V_{OUT} = 3.3V$	60			- dB	
PSRR		$V_{IN} = V_{OUT} + 0.3V$ $C_{OUT} = 100 \mu F$ $V_{OUT} = 3.3V$	40				
ρ <sub>n(l/f</sub>	Output Noise Density	f = 120Hz	0.8			μV	
e.	Output Noise Voltage	BW = 10Hz - 100kHz	150			uV (rms)	
℃n	(rms)	BW = 300Hz - 300kHz	100			μν (1113)	

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions, see Electrical Charateristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

**Note 2:** At elevated temperatures, devices must be derated based on package thermal resistance. The devices in TO220 package must be derated at  $\theta_{jA} = 50^{\circ}$ C/W (with 0.5in<sup>2</sup>, 1oz. copper area), junction-to-ambient (with no heat sink). The devices in the TO263 surface-mount package must be derated at  $\theta_{jA} = 60^{\circ}$ C/W (with 0.5in<sup>2</sup>, 1oz. copper area), junction-to-ambient. The devices in SOT223 package must be derated at  $\theta_{jA} = 90^{\circ}$ C/W (with 0.5in<sup>2</sup>, 1oz. copper area), junction-to-ambient. The devices in SOT223 package must be derated at  $\theta_{jA} = 90^{\circ}$ C/W (with 0.5in<sup>2</sup>, 1oz. copper area), junction-to-ambient.

Note 3: The human body model is a 100pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin.

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.

Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 6: If used in a dual-supply system where the regulator load is returned to a negative supply, the LP396X output must be diode-clamped to ground.

Note 7: The output PMOS structure contains a diode between the V<sub>IN</sub> and V<sub>OUT</sub> terminals. This diode is normally reverse biased. This diode will get forward biased if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can typically withstand 200mA of DC current and 1Amp of peak current.

**Note 8:** Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current. The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.

Note 9: Error Flag threshold and hysteresis are specified as percentage of regulated output voltage.

Note 10: Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage specification applies only to output voltages of 2.5V and above. For output voltages below 2.5V, the drop-out voltage is nothing but the input to output differential, since the minimum input voltage is 2.5V.

Note 11: This specification has been tested for  $-40^{\circ}C \le T_J \le 85^{\circ}C$  since the temperature rise of the device is negligible under shutdown conditions.

Note 12: The minimum operating value for  $V_{IN}$  is equal to either [ $V_{OUT(NOM)} + V_{DROPOUT}$ ] or 2.5V, whichever is greater.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 10°±3°TYP .067  $\begin{bmatrix} .270 \pm .010 \\ .400 \pm .005 \\ 10.16 \pm 0.12 \end{bmatrix}$ 5X .028-.038 [0.71-0.97] ٦ ⊕ .010 [0.25]@ C A@ B@ Q Ā (.558) [14.17] PIN 1 ID A B . 340 ±.010 [8.64±0.25] (.275 )-[6.99] (5X .042 ) [1.07] R.030 MAX TYP [0.76] .050 MAX [1.27] 7° -7° .015-.030 [0.38-0.76] . 180<sup>+.003</sup> [ 4.57<sup>+0.08</sup> [ 4.57<sup>+0.08</sup> E 🗗 .030 [0.76] GAGE PLANE (.425 [10.8] С <u>4</u> X .067) (.328 [8.33] .006 [0.15] .004 [0.1] 1 0° - 6° ∠ 0° - 6° .050±.002 [1.27±0.05] .000-.006 [0-0.15] NOTE 4 (5X .085 ) [2.16] TAPPERED SIDE 1 .078 [1.98] (.075 ) [1.91] -.565 MAX [14.35] LAND PATTERN RECOMMENDATION .200 MIN [5.08] CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN ( ) FOR REFERENCE ONLY .200 MIN [5.08] TS5B (Rev D) TO263 5-Lead, Molded, Surface Mount Package (TO263-5) NS Package Number TS5B For Order Numbers, refer to the "Ordering Information" section of this document.