

Data Sheet November 14, 2006 FN6340.1

# 6A Dual Synchronous Buck Regulator with Integrated MOSFETs

The ISL65426 is a high efficiency dual output monolithic synchronous buck converter operating over an input voltage range of 2.375V to 5.5V. This single chip power solution provides two output voltages which are selectable or externally adjustable from 1V to 80% of the supply voltage while delivering up to 6A of total output current. The two PWMs are synchronized 180° out of phase reducing the RMS input current and ripple voltage.

The ISL65426 switches at a fixed frequency of 1MHz and utilizes current-mode control with integrated compensation to minimize the size and number of external components and provide excellent transient response. The internal synchronous power switches are optimized for good thermal performance, high efficiency, and eliminate the need for an external Schottky diode.

A unique power block architecture allows partitioning of six 1A capable blocks to support one of four configuration options. One master power block is associated with each synchronous converter channel. Four floating slave power blocks allow the user to assign them to either channel. Proper external configuration of the power blocks is verified internally prior to soft-start initialization.

Independent enable inputs allow for synchronization or sequencing soft-start intervals of the two converter channels. A third enable input allows additional sequencing for multi-input bias supply designs. Individual power good indicators (PG1, PG2) signal when output voltage is within regulation window.

The ISL65426 integrates protection for both synchronous buck regulator channels. The fault conditions include overcurrent, undervoltage, and IC thermal monitor.

High integration contained in a thin Quad Flat No-lead (QFN) package makes the ISL65426 an ideal choice to power many of today's small form factor applications. A single chip solution for large scale digital ICs, like field programmable gate arrays (FPGA), requiring separate core and I/O voltages.

#### **Features**

- High Efficiency: Up to 95%
- Fixed Frequency: 1MHz
- Operates From 2.375V to 5.5V Supply
- ±1% Reference
- Flexible Output Voltage Options
  - Programmable 2-Bit VID Input
  - Adjustable Output From 0.6V to 4.0V
- · User-Partitioned Power Blocks
- Ultra-Compact DC/DC Converter Design
- PWMs Synchronized 180° Out of Phase
- · Independent Enable Inputs and System Enable
- Stable All Ceramic Solutions
- Excellent Dynamic Response
- · Independent Output Digital Soft-Start
- Power Good Output Voltage Monitor
- · Short-Circuit and Thermal-Overload Protection
- Overcurrent and Undervoltage Protection
- Pb-Free Plus Anneal Available (RoHS Compliant)

# **Applications**

- FPGA, CPLD, DSP, and CPU Core and I/O Voltages
  - Xilinx Spartan III<sup>TM</sup>, Virtex II<sup>TM</sup>, Virtex II Pro<sup>TM</sup>, Virtex 4<sup>TM</sup>
  - Altera Stratix<sup>TM</sup>, Stratix II<sup>TM</sup>, Cyclone<sup>TM</sup>, Cyclone II<sup>TM</sup>
  - Actel Fusion<sup>TM</sup>, LatticeSC<sup>TM</sup>, LatticeEC<sup>TM</sup>
- Low-Voltage, High-Density Distributed Power Systems
- Point-of-Load Regulation
- Distributed Power Systems
- · Set-Top Boxes

# Ordering Information


PART		TEMP.		
NUMBER	PART	RANGE	<b>PACKAGE</b>	PKG.
(Note)	MARKING	(°C)	(Pb-free)	DWG.#
ISL65426HRZ*	ISL65426 HRZ	-10 to +100	50 Ld 5x10 QFN	L50.5x10

<sup>\*</sup>Add "-T" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# **Pinout**

**ISL65426 (50 LD QFN)** TOP VIEW



# **Typical Application Schematics**

## SINGLE INPUT SUPPLY




FIGURE 1. TYPICAL APPLICATION FOR 3A:3A CONFIGURATION

# Typical Application Schematics (Continued)

## **DUAL INPUT SUPPLY**




FIGURE 2. TYPICAL APPLICATION FOR 4A:2A CONFIGURATION

# Typical Application Schematics (Continued)





FIGURE 3. TYPICAL APPLICATION FOR 5A:1A CONFIGURATION

# Functional Block Diagram



## **Absolute Maximum Ratings**

VCC, PVINx, LXx	GND -0.3V to +6V
FBx, ENx, VxSETx, ISETx, PGOODx	0.3V to VCC+0.3V
ESD Classification	
Human Body Model	2kV
Machine Model	200V
D	D

## **Recommended Operating Input Range**

VCC, PVINx
------------

## **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
QFN Package (Notes 1, 2)	23	2.5
Maximum Junction Temperature (Plastic P	ackage)	+150°C
Maximum Storage Temperature Range	65°	°C to +150°C
Maximum Lead Temperature (Soldering 10	0s)	+260°C
Ambient Temperature Range	10°	°C to +100°C
Operating Junction Temperature Range	10°	°C to +125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

150°C max junction temperature is intended for short periods of time to prevent shortening the lifetime. Operation close to 150°C junction may trigger the shutdown of the device even before 150°C, since this number is specified as typical.

#### NOTES:

- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379 for details.
- 2. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside. See Tech Brief TB379 for details.

# **Electrical Specifications** Recommended operating conditions unless otherwise noted. VCC = PVIN = 5.0V, $T_A = -10^{\circ}C$ to $+100^{\circ}C$ . (Note 2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	1	:		+	+
Quiescent Supply Current	EN1 = EN2 = EN = VCC = 5V, I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA		30		mA
Shutdown Supply Current	EN1 = EN2 = EN = GND, VCC = PVIN = 5.5V		5.4	7	mA
	EN1 = EN2 = EN = GND, VCC = PVIN = 3.3V		2.8	3.2	mA
	EN1 = EN2 = EN = GND, VCC = PVIN = 2.375V		1.7		mA
PHASE CONFIGURATION					
LX Pull Down	LX1,LX3, LX4, LX5, LX6 Only - Configuration Only		1		mA
LX Output Leakage	Low Level, Single LX output	-5		5	μА
	High Level, Single LX output	-5		5	μА
Minimum Controllable ON time	(Note 3)		125		ns
OUTPUT VOLTAGE TOLERANCE		-			
Reference Voltage Tolerance	$T_{J} = -40^{\circ}\text{C to } +100^{\circ}\text{C}$	0.594	0.6	0.606	V
	T <sub>J</sub> = 100°C to +125°C	0.591	0.6	0.609	V
Programmed Output Voltage Tolerance	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2		2	%
OSCILLATOR		-			
Accuracy		0.85	1	1.15	MHz
Maximum LX Pulse Width			950		ns
Minimum LX Pulse Width			50		ns
OUTPUT VOLTAGE SELECTION		-			
VxSETx Input High Threshold		0.4	1.2	1.5	V
VxSETx Pull Down		7	10	15	μА
POWER BLOCKS					
ISETx Input High Threshold		0.4	1.2	1.5	V
ISETx Pull Up		7	10	15	μА
Maximum Output Current	Per Block; VCC = PVIN = 5.0V; VOUT = 1.8V (Note 3)	1.0			Α
	Per Block; VCC = PVIN = 2.375V; VOUT = 1.2V (Note 3)	1.0			А

FN6340.1 November 14, 2006

# **Electrical Specifications** Recommended operating conditions unless otherwise noted. VCC = PVIN = 5.0V, $T_A = -10^{\circ}C$ to $+100^{\circ}C$ . (Note 2) **(Continued)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Peak Output Current Limit	Per Block		2.0		Α
Upper Device r <sub>DS(ON)</sub>	0.4A Per Block, VCC = PVIN = 3.3V, VOUT = 1.8V	60	100	140	mΩ
Lower Device r <sub>DS(ON)</sub>	0.4A Per Block, VCC = PVIN = 3.3V, VOUT = 1.8V	30	55	85	mΩ
Efficiency	0.5A Per Block, VCC = PVIN = 3.3V, VOUT = 1.1V		90		%
	0.5A Per Block, VCC = PVIN = 5V, VOUT = 2.5V		95		%
POWER-ON RESET AND ENABLE PINS		<u> </u>			
VCC POR Threshold	VCC Rising	2.15	2.25	2.35	V
	VCC Falling	2.05	2.15	2.25	V
PVIN POR Threshold	PVIN Rising; Configuration 5:1	1.9	2.05	2.15	V
	PVIN Falling; Configuration 5:1	1.75	1.90	2.00	V
PVIN Bias Output Voltage Enable Threshold	VOUT2 = 3.3V; VCC = PVIN	4.1	4.3	4.5	V
	VOUT2 = 2.5V; VCC = PVIN	2.8	2.9	3.0	V
EN1/EN2 Threshold	Rising Threshold; VCC = 5V	1.0	1.2	1.45	V
	Hysteresis		280		mV
	Rising Threshold; VCC = 3.3V	0.75	0.98	1.20	V
	Hysteresis		200		mV
	Rising Threshold; VCC = 2.375V	0.55	0.82	1.05	V
	Hysteresis		185		mV
EN1/EN2 Pull Up		7	10	15	μА
EN Threshold		0.57	0.6	0.63	V
EN Sink Current	EN = GND	7	11	15	μА
Soft-Start Time			4		ms
POWER GOOD SIGNAL		1			
Rising Threshold	As % of VREF; V <sub>OUT1</sub> = 1.8V; V <sub>OUT2</sub> = 3.3V	110	115	120	%
Rising Hysteresis	As % of VREF; V <sub>OUT1</sub> = 1.8V; V <sub>OUT2</sub> = 3.3V	5	7	9	%
Falling Threshold	As % of VREF; V <sub>OUT1</sub> = 1.8V; V <sub>OUT2</sub> = 3.3V	80	85	90	%
Falling Hysteresis	As % of VREF; V <sub>OUT1</sub> = 1.8V; V <sub>OUT2</sub> = 3.3V	4	7	9	%
Power Good Drive	VCC = 5V; PG1 = PG2 = 0.4V	1			mA
Power Good Leakage				1	μА
PROTECTION FEATURES			•		
Undervoltage Monitor					
Undervoltage Trip Threshold	As % of VREF	70	75	80	%
Undervoltage Recovery Threshold	As % of VREF	82	89	95	%
THERMAL MONITOR		•	•		•
Thermal Shutdown Temperature (Note 3)			150		°C
	•				

NOTE:

3. Not production tested.




FIGURE 4. V<sub>OUT1</sub> = 1.2V EFFICIENCY vs LOAD




FIGURE 5. V<sub>OUT1</sub> = 1.5V EFFICIENCY vs LOAD




FIGURE 6. V<sub>OUT1</sub> = 1.8V EFFICIENCY vs LOAD




FIGURE 7. V<sub>OUT2</sub> = 1.8V EFFICIENCY vs LOAD




FIGURE 8. V<sub>OUT2</sub> = 2.5V EFFICIENCY VS LOAD




FIGURE 9.  $V_{OUT2} = 3.3V$  EFFICIENCY vs LOAD




FIGURE 10. V<sub>OUT1</sub> = 1.2V REGULATION vs LOAD




FIGURE 11. V<sub>OUT1</sub> = 1.2V REGULATION vs VIN




FIGURE 12. V<sub>OUT1</sub> = 1.5V REGULATION vs LOAD




FIGURE 13. V<sub>OUT1</sub> = 1.5V REGULATION vs V<sub>IN</sub>




FIGURE 14. V<sub>OUT1</sub> = 1.8V REGULATION vs LOAD




FIGURE 15. V<sub>OUT1</sub> = 1.8V REGULATION vs VIN




FIGURE 16. V<sub>OUT2</sub> = 1.8V REGULATION vs LOAD




FIGURE 17.  $V_{OUT2} = 1.8V$  REGULATION vs VIN




FIGURE 18. V<sub>OUT2</sub> = 2.5V REGULATION vs LOAD




FIGURE 19. V<sub>OUT2</sub> = 2.5V REGULATION vs VIN




FIGURE 20.  $V_{OUT2} = 3.3V$  REGULATION vs LOAD




FIGURE 21.  $V_{OUT2} = 3.3V$  REGULATION vs VIN




FIGURE 22. START-UP V<sub>OUT1</sub> = 1.2V (NO LOAD)




FIGURE 24. START-UP  $V_{OUT1} = 1.2V$  (FULL LOAD)




FIGURE 26. START-UP V<sub>OUT2</sub> = 3.3V (NO LOAD)




FIGURE 23. START-UP V<sub>OUT1</sub> = 1.2V (UNDER PRE-BIASED)




FIGURE 25. SHUTDOWN V<sub>OUT1</sub> = 1.2V




FIGURE 27. START-UP V<sub>OUT2</sub> = 3.3V (UNDER PRE-BIASED)




FIGURE 28. START-UP V<sub>OUT2</sub> = 3.3V (FULL-LOAD)




FIGURE 30. V<sub>OUT1</sub> = 1.2V LOAD TRANSIENT




FIGURE 32. V<sub>OUT1</sub> = 1.2V OUTPUT SHORT CIRCUIT RECOVERY




FIGURE 29. V<sub>OUT1</sub> = 1.2V LOAD TRANSIENT




FIGURE 31. V<sub>OUT1</sub> = 1.2V OUTPUT SHORT CIRCUIT




FIGURE 33. V<sub>OUT2</sub> = 3.3V OUTPUT SHORT CIRCUIT

Circuit of Figure 2.  $V_{IN}$  = 5V,  $I_{OUT1}$  = 4A,  $I_{OUT2}$  = 2A,  $T_A$  = -10°C to +100°C unless otherwise noted. Typical values are at  $T_A$  = +25°C. **(Continued)** 





FIGURE 34. V<sub>OUT2</sub> = 3.3V OUTPUT SHORT CIRCUIT RECOVERY



## Pin Descriptions

#### VCC

The bias supply input for the small signal circuitry. Connect this pin to the highest supply voltage available if two or more options are available. Locally filter this pin using a quality  $0.1\mu F$  ceramic capacitor and  $5\Omega$  resistor (optional).

#### PVIN1, PVIN2, PVIN3, PVIN4, PVIN5, PVIN6

These pins are the power supply pins for the corresponding PWM power blocks. Associated power blocks must all tie to the same power supply. The power supply must fall in the range of 2.375V to 5.5V.

#### **GND**

Signal ground. All small signal components connect to this ground, which in turn connects to PGND at one point.

#### **PGND**

Power ground for the PWM power blocks and thermal relief for the package. The exposed pad must be connected to PGND and soldered to the PCB. Connect these pins closely to the negative terminal of input and output capacitors.

#### FB1, FB2

Voltage feedback input. Depending on voltage selection pin settings, connect an optional resistor divider between V<sub>OUT</sub> and GND for selection of a variable output voltage.

#### LX1, LX2, LX3, LX4, LX5, LX6

Switch node connection to inductor. This pin connects to the internal synchronous power MOSFET switches. The average voltage of this node is equal to the regulator output voltage.

#### ΕN

System enable for voltage monitoring with programmable hysteresis. This pin has a POR rising threshold of 0.6V. This enable is intended for applications where two or more input power supplies are used and bias rise time is an issue.

#### EN1. EN2

These pins are threshold-sensitive enable inputs for the individual PWM converters. These pins have low current (10 $\mu$ A) internal pull-ups to VCC. This pin disables the respective converter until pulled above a 1V rising threshold.

#### ISET1, ISET2

Power block configuration inputs. Select the proper state for each pin according to Table 1.

#### V1SET1, V1SET2, V2SET1, V2SET2

Output voltage configuration inputs. Select the proper state of each pin per the electrical specification table.

## PG1, PG2

Power good output. Open drain logic output that is pulled to ground when the output voltage is outside regulation limits.

## Functional Description

The ISL65426 is a monolithic, constant frequency, current-mode dual output buck converter controller with user configurable power blocks. Designed to provide a total DC/DC solution for FPGAs, CPLDs, core processors, and ASICs.




FIGURE 35. POWER BLOCK DIAGRAM

#### Power Blocks

A unique power block architecture allows partitioning of six 1A capable modules to support one of four power block configuration options. The block diagram in Figure 3 provides a top level view of the power block layout. One master power block is assigned to each converter output channel. Power Block 2 is allotted to converter Channel 1 and Power Block 5 to Channel 2. The master power blocks

must not be tied together or the controller will not soft-start. The remaining four floating power blocks can be partitioned in one of four valid states outlined in Table 1. The controller detects the programmed configuration based on the state of logic signals at pins ISET1 and ISET2. The controller checks the power block configuration versus the programmed configuration before the either converter can soft-start.

Each power block has a separate power supply connection pin, PVINx, and common channels must join these inputs to one input power supply. Common synchronous power switch connection points for each channel must be tied together and to an external inductor. See the *Typical Application Schematics* for pin connection guidance.

**TABLE 1. POWER BLOCK CONFIGURATION** 

I1SET	I2SET	I <sub>OUT1</sub>	CHANNEL 1 CONNECTIONS	I <sub>OUT2</sub>	CHANNEL 2 CONNECTIONS				
1	1	ЗА	LX1,LX2,LX3	3A	LX4,LX5,LX6				
1	0	4A	LX1,LX2,LX3,LX4	2A	LX5,LX6				
0	1	5A	LX1,LX2,LX3,LX4 ,LX6	1A	LX5				
0	0	2A	LX1,LX2	4A	LX3,LX4,LX5,LX6				
	Invalid LX Configurations: SS Prevented								
Х	Х	1A	LX2	5A	LX1,LX3,LX4, LX5,LX6				

Each power block has a scaled pilot device providing current feedback. The configuration pin settling determines how the controller handles separation and summing of the individual current feedback signals.

## Main Control Loop

The ISL65426 is a monolithic, constant frequency, current-mode step-down DC/DC converter. During normal operation, the internal top power switch is turned on at the beginning of each clock cycle. Current in the output inductor ramps up until the current comparator trips and turns off the top power MOSFET. The bottom power MOSFET turns on and the inductor current ramps down for the rest of the cycle.

The current comparator compares the output current at the ripple current peak to a current pilot. The error amplifier monitors  $V_{OUT}$  and compares it with the internal voltage reference. The error amplifier's output voltage drives a proportional current to the pilot. If  $V_{OUT}$  is low the pilot's current level is increased and the trip off current level of the output is increased. The increased current works to raise the  $V_{OUT}$  level into agreement with the voltage reference.

## **Output Voltage Programming**

The feedback voltage applied to the inverting input of the error amplifier is scaled internally relative to the 0.6V internal reference voltage based on the state of logic signals at pins V1SET1, V1SET2, V2SET1 and V2SET2. The output voltage configuration logic decodes the 2-bit voltage

identification codes into one of the discrete voltages shown in Table 2. When Each pin is pulled to GND by an internal 10µA pull down, this default condition programs the output voltage to the lowest level. The pull down prevents situations where a pin could be left floating for example (cold solder joint) from causing the output voltage to rise above the programmed level and damage a sensitive load device.

**TABLE 2. OUTPUT VOLTAGE PROGRAMMING** 

VOUT1	V1SET1	V1SET2	VOUT2	V2SET1	V2SET2
1.8V	1	1	3.3V	1	1
1.5V	0	1	2.5V	0	1
1.2V	1	0	1.8V	1	0
0.6V	0	0	0.6V	0	0




FIGURE 36. EXTERNAL OUTPUT VOLTAGE SELECTION

For designers requiring an output voltage level outside those shown Table 2, the ISL65426 allows user programming with an external resistor divider (see Figure 4). First, both channel selection pins associated with that output channel must tied to GND to set the internal reference to 0.6V. Next, the output voltage is set by an external resistive divider according to Equation 1. R2 is selected arbitrarily, but  $5k\Omega$  or  $10k\Omega$  is usually a good starting point. The designer can configure the output voltage from 1V to 4V from a 5V power supply. Lower input supply voltages reduce the maximum programmable output voltage to 80% of the input voltage level.

$$R1 = R2 \cdot \frac{V_{OUT} - 0.6V}{0.6V}$$
 (EQ. 1)

## Switching Frequency

The controller features an internal oscillator running at a fixed frequency of 1MHz. The oscillator tolerance is +10% over input bias and load range.

## Operation Initialization

The ISL65426 initializes based on the state of three enable inputs (EN, EN1, EN2) and power-on reset (POR) monitors on VCC and PVINx inputs. Successful initialization of the controller prompts a one time power block configuration check. Verification of proper phase connections lead to a

soft-start interval. The controller begins slowly ramping the output voltages based on the enable input states. Once the commanded output voltage is within the proper window of operation, the power good signal corresponding to the active channel changes state from low to high indicating proper operation initialization.

#### Power-On Reset

The POR circuitry prevents the controller from attempting to soft-start before sufficient bias is present at vital power supply input pins. These include the VCC and PVINx pins.

The VCC pins have a variable POR threshold based on the output voltage configuration pin configuration of VOUT2. If the configuration pins are set for 2.5V, the VCC POR rising threshold is typically 2.9V. The 3.3V configuration increases the VCC POR level to 4.3V. This variable rising threshold guarantees that the controller can properly switch the internal power blocks at the assigned output voltage levels.

The PVINx pins have a set POR rising threshold for all output voltage configurations. While the voltage on these pins are below this threshold, as defined in the Electrical Specifications section, the controller inhibits switching of the internal power MOSFETs.

Built-in hysteresis between the rising and falling thresholds insures that once enabled, the controller will not inadvertently toggle turn off unless the bias voltage drops substantially. While these pins are below the POR rising threshold, the synchronous power switch LX pins are held in a high-impedance state.

If additional POR control is required, a system enable input can be used to govern initialization as described in the next section.

#### **Enable and Disable**

If the POR input requirements are met, the ISL65426 remains in shutdown until the voltage at the enable inputs rise above their enable thresholds. Independent enable inputs, EN1 and EN2, allow initialization of either buck converter channel separately, sequenced, or simultaneously. Both pins feature a 10µA pull-up which will initialize both sides once the voltage at their respective pins exceeds the rising enable threshold, as defined in the Electrical Specifications section.

Both converters are governed by the presence of a system enable, EN (See Figure 5). When two separate input supplies are used for each channel of power blocks or an external signal needs to govern the power-up sequence, the system enable provides a startup sequencing mechanism.

The system enable features an internal 10µA pull-down which is only active when the voltage on the EN pin is below the enable threshold. The current sink pulls the EN pin low. As VCC2 rises the enable level is not set exclusively by the resistor divider from VCC2. With the current sink active, the

enable level is defined in Equation 2. R1 is the resistor EN to VCC2 and R2 is the resistor from EN to GND.

$$V_{ENABLE} = R1 \cdot \left[ \frac{0.6V}{R2} + 10\mu A \right] + 0.6V$$
 (EQ. 2)

Once the voltage at the EN pin reaches the enable threshold, the 10µA current sink turns off.

With the part enabled and the current sink off, the disable level is set by the resistor divider. The disable level is defined in Equation 3.

$$V_{DISABLE} = 0.6V \cdot \frac{R1 + R2}{R2}$$
 (EQ. 3)

The difference between the enable and disable levels provides the user with configurable hysteresis to prevent nuisance tripping.

To enable the controller, the system enable must be high, and one or both of the channel enables must be high. The POR circuitry must be satisfied for both VCC and PVINx inputs. Once these conditions are met, the controller immediately initiates a power block configuration check.




FIGURE 37. SYSTEM ENABLE INPUT

# Power Block Configuration Check

After VCC exceeds its POR rising threshold, the controller decodes ISET1 and ISET2 states into one of four valid power block configurations, see Table 1. These pins are not checked again unless VCC falls below the POR falling threshold. The valid configuration is saved for comparison with the LX slave connectivity result determined during the configuration check.

Once the POR and enable circuitry is satisfied, the controller initiates a configuration check. The master power block of output Channel 1 (Power Block 2) pulses high for 100ns.

The configuration check circuitry detects which power blocks share a common LX connection and compare this to the decoded valid configuration. The master power block of output Channel 2 (Power Block 5) pulses and again the LX pins of the other non-master blocks are monitored. The common LX connections are checked versus the decoded valid configuration. Each floating power block has a pulldown active only during the configuration check to remove noise related false positive detections.

A successful configuration check initiates a soft-start interval 100us after completion. Failing the configuration check, the controller will attempt a configuration check again 100 µs after completing the first check cycle. The controller repeats the configuration check cycle every 100 us until a valid configuration is detected or the controller is powered down. Once successful, the configuration check is not implemented again until VCC falls below the POR falling threshold. Re-enabling the controller after a successful configuration check will immediately initiate a soft-start interval.

#### Soft-start Interval

Once the controller is enabled and power block configuration is successful, the digital soft-start function clamps the error amplifier reference. The digital soft-start circuitry ramps the output voltage by stepping the reference up gradually over a fixed interval of 4ms. The controlled ramp of the output voltage reduces the in-rush current during startup.

## Power Good Signal

Each power good pin (PG1, PG2) is an open-drain logic output which indicates when the converter output voltage is within regulation limits. The power good pins pull low during shutdown and remain low when the controller is enabled. After a successful converter channel soft-start, the power good pin signal associated with that channel releases and the power good pin voltage rises with an external pull-up resistor. The power good signal transitions low immediately upon the removal of individual channel or system enable.

The power good circuitry monitors both output voltage FB pins and compares them to the rising and falling limits shown in the Electrical Specification Table. If either channel's feedback voltage exceeds the typical rising limit of 115% of the reference voltage, the power good pin pulls low. The power good pin continues to pull low until the feedback voltage recovers down by a typical of 110% of the reference voltage. If either channel's feedback voltage drops below a typical of 85% of the reference voltage, the power good pin related to the offending channel(s) pulls low. The power good pin continues to pull low until the feedback voltage rises to within 90% of the reference voltage. The power good pin then releases and signals the return of the output voltage within the power good window.

# Fault Monitoring and Protection

The ISL65426 actively monitors output voltage and current to detect fault conditions. Fault monitors trigger protective measures to prevent damage to the controller and external load device. Individual power good indicators provide options for linking to external system monitors.

## **Undervoltage Protection**

Separate hysteretic comparators monitor the feedback pin (FB) of each converter channel. The feedback voltage is compared to a set undervoltage (UV) threshold based on the output voltage selected. Once one of the comparators trip, indicating a valid UV condition, a 4-bit UV counter increments. If both channel comparators detect an UV condition during the same switching cycle, the 4-bit counter increments twice. Once the 4-bit counter overflows, the UV protection logic shuts down both regulators.

The comparator is reset if the feedback voltage rises back up above the UV threshold plus a specified amount of hysteresis outlined in the *Electrical Specification Table*. If both converter channels experience an UV condition and one rises back within regulation, then the counter continues to progress toward overflow.

## Overvoltage Response

If the output voltage exceeds the overvoltage (OV) level for the power good signal, the controller will fight this condition by actively trying to regulate the output voltage back down to the reference level. This method of fighting the rise in output voltage is limited by the reverse current capability of the total number of power blocks associated with the output. The approximate reverse current capability of each power block is 0.5A. The power good signal will drop indicating the output voltage is out of specification. This signal will not transition high again until the output voltage has dropped below the falling PGOOD OV threshold.

#### **Overcurrent Protection**

A pilot device is integrated into the upper device structure of each master power block. The pilot device samples current through the master power block upper device each cycle. This Channel current feedback is scaled based on the state of the ISET1 and ISET2 pins. The Channel current information is compared to an overcurrent (OC) limit based on the power block configuration. Each 1A power block tied to the master power block increases the OC limit by 2A. For example, if both masters have two slaves associated with each of them then the OC limit for each output is 6A for a 3A configuration.

If the sampled current exceeds the OC threshold, a 4-bit OC up/down counter increments by one LSB. If the sampled current falls below the OC threshold before the counter overflows, the counter is reset. If both regulators experience an OC event during the same cycle, the counter increments twice. Once the OC counter reaches 1111, both channels are shutdown. If both channels fall below the over-current limit during the same cycle, the OC counter is reset.

Once in shutdown, the controller enters a delay interval, equivalent to the SS interval, allowing the die to cool. The OC counter is reset entering the delay interval. The protection logic initiates a normal SS internal once the delay interval ends. If the outputs both successfully soft-start, the power good signal goes high and normal operation

continues. If OC conditions continue to exist during the SS interval, the OC counter must overflow before the controller shutdowns both outputs again. This hiccup mode continues indefinitely until both outputs soft-start successfully.

#### Thermal Monitor

Thermal-overload protection limits total power dissipation in the ISL65426. An internal thermal sensor monitors die temperature continuously. If controller junction temperature exceeds +150°C, the thermal monitor commands the POR circuitry to shutdown both channels and latch-off. The POR latch is reset by cycling VCC to the controller.

# Component Selection Guide

This design guide is intended to provide a high-level explanation of the steps necessary to create a power converter. It is assumed the reader is familiar with many of the basic skills and techniques referenced below. In addition to this guide, Intersil provides a complete reference design that includes schematic, bill of material, and example board layout.

## **Output Filter Design**

The output inductor and the output capacitor bank together form a low-pass filter responsible for smoothing the pulsating voltage at the phase node. The output filter also must provide the transient energy until the regulator can respond. Because it has a low bandwidth compared to the switching frequency, the output filter limits the system transient response. The output capacitors must supply or sink load current while the current in the output inductors increases or decreases to meet the demand. The output filter is usually the most costly part of the circuit. Output filter design begins with minimizing the cost of these components.

#### **OUTPUT CAPACITOR SELECTION**

The critical load parameters in choosing the output capacitors are the maximum size of the load step ( $\Delta$ I), the load-current slew rate (di/dt), and the maximum allowable output voltage deviation under transient loading ( $\Delta$ V<sub>MAX</sub>). Capacitors are characterized according to their capacitance, ESR (Equivalent Series Resistance), and ESL (Equivalent Series Inductance).

At the beginning of the load transient, the output capacitors supply all of the transient current. The output voltage will initially deviate by an amount approximated by the voltage drop across the ESL. As the load current increases, the voltage drop across the ESR increases linearly until the load current reaches its final value. The capacitors selected must have sufficiently low ESL and ESR so that the total output voltage deviation is less than the allowable maximum. Neglecting the contribution of inductor current and regulator

response, the output voltage initially deviates by an amount shown in Equation 4.

$$\Delta V \approx \left[ ESL \times \frac{di}{dt} \right] + \left[ ESR \times \Delta I \right]$$
 (EQ. 4)

The filter capacitor must have sufficiently low ESL and ESR so that  $\Delta V < \Delta V_{MAX}$ .

Most capacitor solutions rely on a mixture of high frequency capacitors with relatively low capacitance in combination with bulk capacitors having high capacitance but limited high-frequency performance. Minimizing the ESL of the high-frequency capacitors allows them to support the output voltage as the current increases. Minimizing the ESR of the bulk capacitors allows them to supply the increased current with less output voltage deviation.

The ESR of the bulk capacitors also creates the majority of the output voltage ripple. As the bulk capacitors sink and source the inductor AC ripple current, a voltage develops across the bulk capacitor V<sub>PPMAX</sub>. See Equation 5.

$$V_{PP_{MAX}} = ESR \times \left[ \frac{(V_{IN} - V_{OUT})V_{OUT}}{L \times f_{s} \times V_{IN}} \right]$$
 (EQ. 5)

The recommended load capacitance recommended is based on Equation 6.

$$C_{OUT} = 0.5 \times I_{OUT_{MAX}} \times 100 \mu F$$
 (EQ. 6)

#### **OUTPUT INDUCTOR SELECTION**

Once the output capacitors are selected, the maximum allowable ripple voltage,  $V_{\mbox{\footnotesize{PPMAX}}}$ , determines the lower limit on the inductance. See Equation 7.

$$L \ge ESR \times \left[ \frac{(V_{IN} - V_{OUT})V_{OUT}}{f_s \times V_{IN} \times V_{PP_{MAX}}} \right]$$
 (EQ. 7)

Since the output capacitors are supplying a decreasing portion of the load current while the regulator recovers from the transient, the capacitor voltage becomes slightly depleted. The output inductors must be capable of assuming the entire load current before the output voltage decreases more than  $\Delta V_{MAX}.$  This places an upper limit on inductance. Equation 8 gives the upper limit on output inductance for the cases when the trailing edge of the current transient causes the greater output voltage deviation than the leading edge. Equation 9 addresses the leading edge. Normally, the trailing edge dictates the inductance selection because duty cycles are usually less than 50%. Nevertheless, both inequalities should be evaluated, and inductance should be governed based on the lower of the two results. In each

equation, L is the output inductance and C is the total output capacitance.

$$L \le \frac{2 \cdot C \cdot V_{O}}{(\Lambda I)^{2}} \left[ \Delta V_{MAX} - (\Delta I \cdot ESR) \right]$$
 (EQ. 8)

$$L \le \frac{(1.25) \cdot C}{(\Delta I)^2} \left[ \Delta V_{MAX} - (\Delta I \cdot ESR) \right] \left( V_{IN} - V_{O} \right)$$
 (EQ. 9)

The other concern when selecting an output inductor is the internally set current mode slope compensation. Designs should not allow inductor ripple currents below 0.125 times the maximum output current to prevent regulation issues. A good rule of thumb for selection of the output inductance value is 1/3 of the maximum load current for inductor ripple.

$$L \cong \begin{bmatrix} \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{I_{OUT}} \\ V_{IN} \times f_s \times \frac{I_{OUT}}{3} \end{bmatrix}$$
 (EQ. 10)

The rule of thumb value, see Equation 10, with fall between the minimum inductance value calculated in Equation 7 and the maximum values determined from Equations 8 and 9.

## Input Capacitor Selection

Input capacitors are responsible for sourcing the AC component of the input current flowing into the switching power devices. Their RMS current capacity must be sufficient to handle the AC component of the current drawn by the switching power devices which is related to duty cycle. The maximum RMS current required by the regulator is closely approximated by Equation 11.

$$I_{RMS_{MAX}} = \sqrt{\frac{v_{OUT}}{v_{IN}}} \times \left(I_{OUT_{MAX}}^{2} + \frac{1}{12} \times \left(\frac{v_{IN} - v_{OUT}}{L \times f_{s}} \times \frac{v_{OUT}}{v_{IN}}\right)^{2}\right)$$
(EQ. 11)

The important parameters to consider when selecting an input capacitor are the voltage rating and the RMS current rating. For reliable operation, select capacitors with voltage ratings above the maximum input voltage. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a conservative guideline. The capacitor RMS current rating should be higher than the largest RMS current required by the circuit.

# **Layout Considerations**

Careful printed circuit board (PCB) layout is critical in high-frequency switching converter design. Current transitions from one device to another at this frequency induce voltage spikes across the interconnecting impedances and parasitic elements. These spikes degrade efficiency, lead to device overvoltage stress, radiate noise into sensitive nodes, and increase thermal stress on critical components. Careful component placement and PCB layout minimizes the voltage spikes in the converter.

The following multi-layer printed circuitry board layout strategies minimize the impact of board parasitics on converter performance and optimize the heat-dissipating capabilities of the printed circuit board. This section highlights some important practices which should not be overlooked during the layout process. Figure 6 provides a top level view of the critical components, layer utilization, and signal routing for reference.

#### Component Placement

Determine the total implementation area and orient the critical switching components first. These include the controller, input and output capacitors, and the output inductors. Symmetry is very important in determining how

available space is filled and depends on the power block configuration selected. The controller must be placed equidistant from each output stage with the LX, or phase, connection distance minimized.

An output stage consists of the area reserved for the output inductor, and input capacitors, and output capacitors for a single channel. Place the inductor such that one pad is a minimal distance from the associated phase connection. Orient the inductor such that the load device is a short distance from the other pad. Placement of the input capacitors a minimal distance from the PVIN pins prevents long distances from adding too much trace inductance and a reduction in capacitor performance. Locate the output capacitors between the inductor and the load device, while keeping them in close proximity. Care should be taken not to add inductance through long trace lengths that could cancel the usefulness of the low inductance components. Keeping the components in tight proximity will help reduce parasitic impedances once the components are routed together. Bypass capacitors, CBP, supply critical filtering and must be

Bypass capacitors, C<sub>BP</sub>, supply critical filtering and must be placed close to their respective pins. Stray trace parasitics will reduce their effectiveness, so keep the distance between the VCC bias supply pad and capacitor pad to a minimum.




FIGURE 38. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

#### Plane Allocation

PCB designers typically have a set number of planes available for a converter design. Dedicate one solid layer, usually an internal layer underneath the component side of the board, for a ground plane and make all critical component ground connections with vias to this layer.

One additional solid layer is dedicated as a power plane and broken into smaller islands of common voltage. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit board layers for small signal wiring and additional power or ground islands as required.

## Signal Routing


If the output stage component placement guidelines are followed, stray inductance in the switch current path is minimized along with good routing techniques. Great attention should be paid to routing the PHASE plane since high current pulses are driven through them. Stray inductance in this high-current path induce large noise voltages that couple into sensitive circuitry. By keeping the PHASE plane small, the magnitude of the potential spikes is minimized. It is important to size traces from the LX pins to the PHASE plane as large and short as possible to reduce their overall impedance and inductance.

Sensitive signals should be routed on different layers or some distance away from the PHASE plane on the same layer. Crosstalk due to switching noise is reduced into these lines by isolating the routing path away from the PHASE plane. Layout the PHASE planes on one layer, usually the top or bottom layer, and route the voltage feedback traces on another layer remaining.

#### Thermal Management

For maximum thermal performance in high current, high switching frequency applications, connecting the thermal PGND pad of the ISL65426 to the ground plane with multiple vias is recommended. This heat spreading allows the IC to achieve its full thermal potential. If possible, place the controller in a direct path of any available airflow to improve thermal performance.

## L50.5x10 50 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 7/06



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil