



LOGIC LEVEL TRIAC

<p style="text-align: center;">TO92 (Plastic)</p>  	<table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">On-State Current 1 Amp</td> <td style="width: 50%;">Gate Trigger Current < 10 mA</td> </tr> <tr> <td colspan="2" style="text-align: center;">Off-State Voltage 200 V ÷ 800 V (07, 09) 200 V ÷ 600 V (02, 03, 04, 05)</td> </tr> </table> <p>This series of TRIACs uses a high performance PNPN technology.</p> <p>These parts are intended for general purpose AC switching applications with highly inductive loads.</p>	On-State Current 1 Amp	Gate Trigger Current < 10 mA	Off-State Voltage 200 V ÷ 800 V (07, 09) 200 V ÷ 600 V (02, 03, 04, 05)	
On-State Current 1 Amp	Gate Trigger Current < 10 mA				
Off-State Voltage 200 V ÷ 800 V (07, 09) 200 V ÷ 600 V (02, 03, 04, 05)					

Absolute Maximum Ratings, according to IEC publication No. 134

SYMBOL	PARAMETER	CONDITIONS	Value	Unit
$I_{T(RMS)}$	RMS On-state Current (full sine wave)	All Conduction Angle, $T_C = 95^\circ C$	1	A
I_{TSM}	Non-repetitive On-State Current	Full Cycle, 60 Hz ($t = 16.7$ ms)	8.5	A
I_{TSM}	Non-repetitive On-State Current	Full Cycle, 50 Hz ($t = 20$ ms)	8	A
I^2t	Fusing Current	$t_p = 10$ ms, Half Cycle	0.32	A ² s
I_{GM}	Peak Gate Current	20 μ s max. $T_j = 125^\circ C$	1	A
$P_{G(AV)}$	Average Gate Power Dissipation	$T_j = 125^\circ C$	0.1	W
di/dt	Critical rate of rise of on-state current	$I_G = 2x I_{GT}$, $t_r \leq 100$ ns $f = 120$ Hz, $T_j = 125^\circ C$	20	A/ μ s
T_j	Operating Temperature		(-40 + 125)	$^\circ C$
T_{stg}	Storage Temperature		(-40 + 150)	$^\circ C$
T_{sld}	Soldering Temperature	10s max	260	$^\circ C$

SYMBOL	PARAMETER	VOLTAGE					Unit
		B	D	M	S *	N *	
V_{DRM} V_{RRM}	Repetitive Peak Off State Voltage	200	400	600	700	800	V

* 07, 09 sensitivities

LOGIC LEVEL TRIAC


Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	Quadrant		SENSITIVITY						Unit
					02	03	04	05	07	09	
$I_{GT}^{(1)}$	Gate Trigger Current	$V_D = 12 V_{DC}, R_L = 33\Omega, T_j = 25^\circ C$	Q1÷Q3 Q4	MAX	3	3	5	5	5	10	mA
				MAX	3	5		5	7	10	mA
V_{GT}	Gate Trigger Voltage	$V_D = 12 V_{DC}, R_L = 33\Omega, T_j = 25^\circ C$	Q1÷Q3 Q1÷Q4	MAX	1.3						V
				MAX	1.3						V
V_{GD}	Gate Non Trigger Voltage	$V_D = V_{DRM}, R_L = 3.3K\Omega, T_j = 125^\circ C$	Q1÷Q3 Q1÷Q4	MIN	0.2						V
				MIN	0.2						V
$I_H^{(2)}$	Holding Current	$I_T = 100 \text{ mA}, \text{ Gate open}, T_j = 25^\circ C$		MAX	7	7	10	10	10	20	mA
I_L	Latching Current	$I_G = 1.2 I_{GT}, T_j = 25^\circ C$	Q1, Q3 Q1,Q3,Q4 Q2	MAX	10						mA
				MAX	7	7		10	10	20	mA
				MAX	15	20	20	20	20	25	mA
$dv/dt^{(2)}$	Critical Rate of Voltage Rise	$V_D = 0.67 \times V_{DRM}, \text{ Gate open}$ $T_j = 125^\circ C$		MIN	10	10	20	20	20	50	V/ μs
$(di/dt)_c^{(2)}$	Critical Rate of Current Rise	$(dv/dt)_c = 0.1 \text{ V}/\mu s$ $T_j = 125^\circ C$		MIN	1.2	1.2	1.8	1.8	1.8	2.5	A/ms
				MIN	0.6	0.6	0.9	0.9	0.9	1.5	A/ms
				MIN	without snubber $T_j = 125^\circ C$						
$V_{TM}^{(2)}$	On-state Voltage	$I_T = 1.1 \text{ Amp}, t_p = 380 \mu s, T_j = 25^\circ C$		MAX	1.95						V
$V_{t(o)}^{(2)}$	Threshold Voltage	$T_j = 125^\circ C$		MAX	0.95						V
$r_d^{(2)}$	Dynamic Resistance	$T_j = 125^\circ C$		MAX	1000						m Ω
I_{DRM}/I_{RRM}	Off-State Leakage Current	$V_D = V_{DRM}, T_j = 125^\circ C$ $V_R = V_{RRM}, T_j = 25^\circ C$		MAX	0.5						mA
				MAX	5						μA
$R_{th(j-c)}$	Thermal Resistance Junction-Case	for AC 360° conduction angle			80						$^\circ C/W$
$R_{th(j-a)}$	Thermal Resistance Junction-Ambient	$S = 1 \text{ cm}^2$			150						$^\circ C/W$

(1) Minimum I_{GT} is guaranteed at 5% of I_{GT} max.

(2) For either polarity of electrode MT2 voltage with reference to electrode MT1.

PART NUMBER INFORMATION



LOGIC LEVEL TRIAC

Fig. 1: Maximum power dissipation versus RMS on-state current (full cycle).




Fig. 2: RMS on-state current versus case temperature (full cycle).




Fig. 3: Relative variation of thermal impedance versus pulse duration.




Fig. 4: On-state characteristics (maximum values)




Fig. 5: Surge peak on-state current versus number of cycles





Fig. 6: Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 10$ ms, and corresponding value of $I^2 t$.



LOGIC LEVEL TRIAC

Fig. 7: Relative variation of gate trigger current, holding current and latching current versus junction temperature (typical values)




Fig. 8: Relative variation of critical rate of decrease of main current versus junction temperature






Fig. 9: Relative variation of critical rate of decrease of main current versus



PACKAGE MECHANICAL DATA


TO92



Marking: type number
Weight: 0.2 g

PACKAGE MECHANICAL DATA

TO92 (FORTAPE & REEL)



Marking: type number
Weight: 0.2 g