

1. Features

- Low-voltage and Standard-voltage Operation
 - 1.8 ($V_{CC} = 1.8V$ to 5.5V)
- Internal Organization
 - 64 x 16
- Three-wire Serial Interface
- 2 MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (5 ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP Packages
- Lead-free/Halogen-free Devices

2. Description

The AT93C46E provides 1024 bits of serial electrically-erasable programmable read-only memory (EEPROM) organized as 64 words of 16 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT93C46E is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP packages.


The AT93C46E is enabled through the Chip Select pin (CS) and accessed via a three-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output DO pin. The write cycle is completely self-timed and no separate erase cycle is required before write. The write cycle is only enabled when the part is in the erase/write enable state. When CS is brought high following the initiation of a write cycle, the DO pin outputs the ready/busy status of the part.

The AT93C46E is available in 1.8V (1.8V to 5.5V) version.


Table 2-1. Pin Configuration

| Pin Name | Function |
|----------|--------------------|
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| GND | Ground |
| VCC | Power Supply |
| NC | No Connect |


8-lead PDIP



8-lead SOIC



8-lead TSSOP



Three-wire Serial EEPROM

1K (64 x 16)

AT93C46E



Table 2-3. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$, (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units | |
|------------------------------------|---|--|------------------------------------|-----------------------------|------|-------------------------------------|---------------|
| V_{CC1} | Supply Voltage | | 1.8 | | 5.5 | V | |
| V_{CC2} | Supply Voltage | | 2.7 | | 5.5 | V | |
| V_{CC3} | Supply Voltage | | 4.5 | | 5.5 | V | |
| I_{CC} | Supply Current | $V_{CC} = 5.0\text{V}$ | Read at 1.0 MHz | | 0.5 | 2.0 | mA |
| | | | Write at 1.0 MHz | | 0.5 | 2.0 | mA |
| I_{SB1} | Standby Current | $V_{CC} = 1.8\text{V}$ | CS = 0V | | 0.4 | 1.0 | μA |
| I_{SB2} | Standby Current | $V_{CC} = 2.7\text{V}$ | CS = 0V | | 6.0 | 10.0 | μA |
| I_{SB3} | Standby Current | $V_{CC} = 5.0\text{V}$ | CS = 0V | | 10.0 | 15.0 | μA |
| I_{IL} | Input Leakage | $V_{IN} = 0\text{V}$ to V_{CC} | | | 0.1 | 1.0 | μA |
| I_{OL} | Output Leakage | $V_{IN} = 0\text{V}$ to V_{CC} | | | 0.1 | 1.0 | μA |
| $V_{IL1}^{(1)}$ $V_{IH1}^{(1)}$ | Input Low Voltage Input High Voltage | $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | -0.6 2.0 | | 0.8 $V_{CC} + 1$ | V |
| $V_{IL2}^{(1)}$ $V_{IH2}^{(1)}$ | Input Low Voltage Input High Voltage | $1.8\text{V} \leq V_{CC} \leq 2.7\text{V}$ | | -0.6 $V_{CC} \times 0.7$ | | $V_{CC} \times 0.3$ $V_{CC} + 1$ | V |
| V_{OL1} V_{OH1} | Output Low Voltage Output High Voltage | $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ | $I_{OL} = 2.1\text{ mA}$ | | | 0.4 | V |
| | | | $I_{OH} = -0.4\text{ mA}$ | 2.4 | | | V |
| V_{OL2} V_{OH2} | Output Low Voltage Output High Voltage | $1.8\text{V} \leq V_{CC} \leq 2.7\text{V}$ | $I_{OL} = 0.15\text{ mA}$ | | | 0.2 | V |
| | | | $I_{OH} = -100\text{ }\mu\text{A}$ | $V_{CC} - 0.2$ | | | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 2-4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +2.7\text{V}$ to $+5.5\text{V}$, $CL = 1$ TTL Gate and 100 pF (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
|--------------------------|----------------------------|--|--------------------|-----|--------------------|-------------|
| f_{SK} | SK Clock Frequency | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 0 0 0 | | 2 1 0.25 | MHz |
| t_{SKH} | SK High Time | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 250 250 1000 | | | ns |
| t_{SKL} | SK Low Time | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 250 250 1000 | | | ns |
| t_{CS} | Minimum CS Low Time | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 250 250 1000 | | | ns |
| t_{CSS} | CS Setup Time | Relative to SK $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 50 50 200 | | | ns |
| t_{DIS} | DI Setup Time | Relative to SK $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 100 100 400 | | | ns |
| t_{CSH} | CS Hold Time | Relative to SK | 0 | | | ns |
| t_{DIH} | DI Hold Time | Relative to SK $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | 100 100 400 | | | ns |
| t_{PD1} | Output Delay to "1" | AC Test $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | | 250 250 1000 | ns |
| t_{PD0} | Output Delay to "0" | AC Test $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | | 250 250 1000 | ns |
| t_{SV} | CS to Status Valid | AC Test $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | | 250 250 1000 | ns |
| t_{DF} | CS to DO in High Impedance | AC Test CS = V_{IL} $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$ $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ | | | 100 150 400 | ns |
| t_{WP} | Write Cycle Time | | 0.1 | 3 | 5 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C | | 1M | | | Write Cycle |

Note: 1. This parameter is ensured by characterization.

3. Functional Description

The AT93C46E is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. **A valid instruction starts with a rising edge of CS** and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.




AT93C46E Ordering Information

| Ordering Code | Package | Operation Range |
|--|---------|--|
| AT93C46E-PU (Bulk Form only) | 8P3 | Lead-free/Halogen-free/ Industrial Temperature (-40°C to 85°C) |
| AT93C46EN-SH-B ⁽¹⁾ (NiPdAu Lead Finish) | 8S1 | |
| AT93C46EN-SH-T ⁽²⁾ (NiPdAu Lead Finish) | 8S1 | |
| AT93C46E-TH-B ⁽¹⁾ (NiPdAu Lead Finish) | 8A2 | |
| AT93C46E-TH-T ⁽²⁾ (NiPdAu Lead Finish) | 8A2 | |


- Notes: 1. "B" denotes bulk.
2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP = 5K per reel.

| Package Type | |
|--------------|---|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |
| 8A2 | 8-lead, 0.170" Wide, Thin Small Outline Package (TSSOP) |
| Options | |
| -1.8 | Low Voltage (1.8V to 5.5V) |


8S1 – JEDEC SOIC



TOP VIEW



END VIEW



SIDE VIEW

COMMON DIMENSIONS
(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|-----|------|------|
| A | 1.35 | – | 1.75 | |
| A1 | 0.10 | – | 0.25 | |
| b | 0.31 | – | 0.51 | |
| C | 0.17 | – | 0.25 | |
| D | 4.80 | – | 5.05 | |
| E1 | 3.81 | – | 3.99 | |
| E | 5.79 | – | 6.20 | |
| e | 1.27 BSC | | | |
| L | 0.40 | – | 1.27 | |
| θ | 0° | – | 8° | |

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906

TITLE
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)

| | |
|--------------------|-------------|
| DRAWING NO. | REV. |
| 8S1 | C |